Embedded real-time systems are being increasingly used in a major part of critical applications. In these systems, critical real-time constraints must be satisfied even in the presence of failures. In this paper, we present a new method-based on graph transformation that introduces fault-tolerance in building embedded real-time systems. The proposed method targets distributed architecture and can tolerate a fixed number of arbitrary processors and communication links failures. Because of the resource limitation in embedded systems, our method uses a software-based replication technique to provide fault-tolerance. Finally, since we use graph transformation to perform replication, our method may be used by any off-line distribution-scheduling algorithm to generate a fault-tolerant distributed schedule.
Introduction
Distributed and embedded real-time systems, such as transportation (e.g., aircrafts and automobiles), nuclear, robotics, and telecommunication, requires high dependability (Avizienis et al., 2000) , where system failures during execution can causes catastrophic damages. These systems must function with high availability even under hardware and software faults. Fault-tolerance (Jalote, 1994) then becomes an important key to establish dependability in these systems. Hardware and software redundancy are well-known effective methods for hardware fault-tolerance (Guerraoui and Schiper, 1996) , where extra hardware (e.g., processors, communication links) and software (e.g., tasks, messages) are added into the system to deal with hardware faults. However, hardware techniques based on hardware solutions are not preferred in most embedded systems due to the limited resources available, for reasons of weight, encumbrance, energy consumption, or price constraints.
In this paper, we present our most recent work for integrating fault-tolerance in SYNDEX (http://www-rocq.inria.fr/syndex), a system level CAD software tool for optimizing the implementation of real-time embedded applications on multicomponent architectures. The method we present extends Girault et al., 2003) by tolerating also communication links failures, and is more general than (Dima et al., 2001) since it can tolerate an arbitrary number of processors failures and an arbitrary number of communication links failures.
The paper is organized as follows. Section 2 describes the related work. Section 3 presents the various models used by our method and states our faulttolerance problem. Section 4 presents the proposed approach for providing fault-tolerance. Section 5 explains how to use our solution with some existing distribution-scheduling heuristics to generate fault-tolerant schedules. Finally, section 6 concludes and proposes directions for future research.
Related work
Related work in software fault tolerance approaches for distributed and embedded real-time systems falls in several categories. Relatively to fault hypothesis, we are interested in three fault-tolerant approaches: processors faulttolerance, communication links fault-tolerance, and processors/communication links fault-tolerance.
In the first category of approaches that tolerates processors failures, several algorithms-based on scheduling heuristics have been proposed. They are based on active software redundancy (Breland et al., 1994; Hashimoto et al., 2002) or passive software redundancy (Ahn et al., 1997; Oh and Son, 1997) . In the active redundancy technique, multiple redundant copies of a task are scheduled on different processors, which are run in parallel to tolerate a fixed number of processor failures. For instance, an off-line scheduling algorithm that tolerates a single processor failure in multiprocessor systems is presented in (Hashimoto et al., 2002) . In the passive redundancy technique, also called primary/backup approach, a task is replicated on primary and backups replicas, but only the primary replica is executed. If it fails, one of the backups is selected to become the new primary. For instance, a fault-tolerant real-time scheduling algorithm that tolerate one processor failure in a heterogeneous distributed system is presented in (Qin et al., 2002) , where failures are assumed to be permanent.
In the second category of approaches that tolerates communication links failures, several techniques have been proposed, which are based on proactive and reactive schemes. In the proactive scheme (Fragopoulou and Akl, 1995) , multiple redundant copies of a message are sent along disjoint paths. However, in the reactive scheme (Sriram et al., 1999) , one copy of the message, called primary, is sent, and if it fails, another copy of the message, called backup, will be transmitted.
Finally, the last category of approaches tolerates both processors and communication links failures (Gummadi et al., 2003; Zheng and Shin, 1998; Dima et al., 2001 ). For instance, in (Gummadi et al., 2003) , failures are tolerated using the fault recovery scheme and a primary/backups strategy. Our solution is more general since it can tolerate arbitrary processors and communication links failures, and it may be used by any off-line distribution-scheduling heuristic to generate a fault-tolerant distributed code.
Models

Algorithm model
The algorithm is modeled by a data-flow graph (Alg). Each vertex is an operation and each edge is a data-dependence. A data-dependence corresponds to a data transfer from a producer operation to a consumer operation, defining a partial order on the execution of operations. This partial order relation is denoted by . Operations of Alg can be either an external input/output operation or a computation operation. Operations with no predecessor (resp. no successor) are the input interfaces (resp. output), handling the events produced by the sensors (resp. actuators). The inputs of a computation operation must precede its outputs. Moreover, computation operations are side-effect free, i.e. the output values depend only of the input values. The algorithm graph is executed repeatedly at each input event from the sensors in order to compute the output events for the actuators. 
Architecture model
The architecture is modeled by a graph (Arc), where vertices are processors, and edges are bidirectional point-to-point communication links. In the sequel, we write "links" instead of "point-to-point communication links".
A processor P is a graph made of one operator op, one local memory m, and at least one communicator c. An operator op executes sequentially operations of Alg, reads from and writes data into its local memory m. A communicator c i cooperates with another communicator c j in order to execute sequentially transfers of data stored in the memory (send or receive) between processors through a link. Figure 1 (b) gives an example of Arc, with three processors P 1 , P 2 , and P 3 , and three links L 12 , L 13 , and L 23 , where each processor is made of one operator (op), one local memory (m), and two communicators (c1 and c2).
To each operator op we associate a list of pairs (o,d/op), where d is the worst case execution time (WCET) of the operation o on operator op. Also, to each communicator c, we associate a list of pairs (dpd,d/c), where d is the worst case transmission time (WCTT) of the data-dependence dpd on communicator c. Since the target architecture is heterogeneous, the WCET (resp. WCTT) for a given operation (resp. data-dependence) can be distinct on each operator (resp. communication link).
Failure model
We consider only processors and communication links failures, where failures are assumed to be a fail-silent (also known as fail-stop), i.e. a component works correctly or stops functioning (becomes silent). Recent studies on modern processors have shown that a fail-silent behavior can be achieved at a reasonable cost (Baleani et al., 2003) . We assume that at most N PF processors and N LF links may fails.
As we consider off-line distribution-scheduling heuristics, the execution of operations and communications are time-triggered (Kopetz and Bauer, 2002) , that is, each operation and communication is assigned two start-dates: St best in the absence of failure and St worst in the presence of failures.
The proposed approach
In this section, we present our approach based on software redundancy to tolerate processor and link failures. We propose to use graph transformation to perform software redundancy, where a given input algorithm graph (Alg) is transformed into a new algorithm graph (Alg * ) augmented with redundancies. Then, operations and data-dependences of Alg * can be distributed and scheduled on a specified target distributed architecture (Arc) to generate a fault tolerant distributed schedule. The global picture of our methodology is shown in Figure 2 . In this section, we concentrate on the first step, the transformation of Alg into Alg * . We first present a method that tolerates only processors failures, next we present a method that tolerates only links failures, and finally we present a combined method that tolerates both processors and links failures.
Tolerating processor failures
In order to tolerate at most N PF processor failures, we propose to use the same principle as in (Girault et al., 2003) : each operation has N PF +1 replicas scheduled on N PF +1 distinct processors. The system's communication links are assumed to be fault-free.
The transformation of Alg into Alg * is performed in two steps. Initially, each operation o i of Alg is replicated in Alg * on N PF +1 exclusive replicas
are exclusive if and only if they are two identical replicas of the same operation o i and they must be scheduled on distinct processors. In the second step, each replicated operation of Alg * must receive its inputs data N PF +1 times from each of its predecessors. Therefore, each data-dependence data i of Alg is replicated in Alg * on N PF +1 exclusive replicas data 1 i , . . . , data
; two data-dependences data 1 i et data 2 i are exclusive if and only if they are two identical replicas of the same data-dependence data i and they must be scheduled on disjoint paths (see Figure 3 
Tolerating link failures
To tolerate at most N LF link failures, we propose to use the same principle as in tolerating processors failures, which is based on the following graph transformation. We don't need to replicate operations because the processors are assumed to be fault-free. Therefore, each data-dependence data i of Alg is replicated in Alg * on N LF +1 exclusive replicas data 1 i , data 2 i , . . . , data
between any two dependent operations (see Figure 3( b) for N LF =1).
Tolerating processor and link failures
To tolerate at most N PF processor and N LF link failures, we first replicate each operation o i of Alg in Alg * on N PF +1 exclusive replicas (set Rep(o i )), as shown in Figure 4 (a), wherein operations A and B of Figure 1 (a) are replicated on N PF +1 exclusive replicas. Then, each replicated operation of Alg * must receive its input data N PF +N LF +1 times from each of its predecessors. Therefore, each data-dependence data i of Alg is replicated in Alg * on N PF +N LF +1 exclusive replicas, as shown in Figure 4 The problem of this scheme is to find a distribution of these exclusive dependences of Alg * between the replicas Rep(A) of A. The requirement is to tolerate only N PF processor failures and N LF link failures. Therefore, we propose a distribution which is less expensive in terms of communications.
To present as clearly as possible our distribution technique, we present initially its principles in the case N PF =1 and N LF =1 for the algorithm sub-graph of Figure 5 First, we connect each replica of A with one of these three data-dependences, as shown in Figure 5(d) . Next, we first replace the third data-dependence by a new operation R 1 . We call this new operation a routing operation, its duration is null (the set of all routing operations from A to B is noted Rep(A B) ). Finally, we connect all the replicas Rep(A) of A to R 1 which is also connected to each replica of B, as shown in Figure 5 (e). The purpose is to make sure that each replica of B has three distinct sources from which it will receive the data-dependence A B, so that if any two sources fail (two because here N PF +N LF =2), then these failures will be masked by the third source. Thus, for any i, operations A 1 , A 2 and R i are exclusive and must be implemented on distinct processors. Also, the data-dependences A 1 B i , A 2 B i , and R i B i are exclusive and must be implemented on disjoint paths. Such exclusive relations are given with the final transformed graph Alg * to the distribution/scheduling heuristic (see Figure 2) .
Rep ( In the general case, N PF ≥ 0 and N LF ≥ 0, the transformation scheme of Alg on Alg * is illustrated in Figure 4(b) , where each operation is replicated in Alg * on N PF +1 exclusive replicas, and each data-dependence is replaced by N LF routing operations R k , N PF +1 data-dependences between Rep(A) and each R k , and one data-dependence between each R k and each B i . The operations in Rep(A) and in Rep(A B) are exclusive and must be implemented on distinct processors. Also, all replicated data-dependences A B and R B are exclusive and must be implemented on disjoint paths.
Distribution/scheduling heuristic
Our method may use the distribution-scheduling heuristic DSH proposed in (Grandpierre et al., 1999) . As required by our graph transformation method, we modify the DSH heuristic to take into account the exclusive relations between operations and data-dependences. The modified heuristic is formally described in Figure 6 . We use the two functions succ(o) and pred(o) to denote the sets of successor and predecessor operations of o in Alg * . cand do 1.1. If Bi is a routing operation then Compute the set P(Bi) of processors, such that for each p ∈ P: a. There exist NPF +1 disjoint paths from processors implementing operations of Rep(Aj) to p, for any Aj predecessor of Bi; b. p must comply to all exclusions in Excl concerning Bi; 1.2. Else Compute the set P(Bi) of processors, such that for each p ∈ P:
Inputs
a. There exist NPF +NLF +1 disjoint paths from processors implementing operations in Rep(Aj ) ∪ Rep(Aj Bi) to p; b. p must comply to all exclusions in Excl concerning Bi; End if 1.3. If the set P(Bi) is empty then return "Fail"; End if End for each 3. Select the most urgent operation Burgent of Alg * using the schedule pressure and the sets P(Bi); 4. Select the best processor p best from the set P(Burgent); 5. For all Aj predecessor of Burgent, schedule all the data-dependences Aj Burgent on several paths leading to p best , such that these paths comply to the exclusions in Excl concerning Aj Burgent; 6. Schedule Burgent onto the processor p best ; 7. O (n+1) Figure 6 . The DSH distribution-scheduling heuristic.
At each step (n) of the heuristic, for each candidate operation B i in O
cand , we compute the set P(B i ) of processors that can execute B i and comply to the concerned exclusions of Excl. Then, the most urgent candidate operation B urgent is selected to be scheduled thanks to the schedule pressure function defined in (Grandpierre et al., 1999) . Then, among the set P(B urgent ), the processor p best , where B urgent will finish at the earliest date, is selected to execute B urgent . But before B urgent is actually scheduled onto p best , all the required data-dependences are scheduled on paths, possibly disjoint depending again on the concerned exclusions of Excl . Finally, the lists O Proof. Since each operation is replicated N PF +1 times, since all these N PF +1 replicas are scheduled onto distinct processors, and since at most N PF processors can fail simultaneously, then at least one replica of each operation is scheduled onto a processor that will remain valid. We therefore need to prove that any operation scheduled onto an active processor is active, i.e., that it receives correctly all its required inputs from all its predecessor operations.
Let o m j be such an operation, namely the mth replica of operation o j . For each of its predecessor operations o i , thanks to the same argument as above, there exists at least one replica o k i scheduled onto a valid processor. By construction, there exist N LF +1 data-dependences between o k i and o m j . Thanks to the exclusion lists given to the distribution/scheduling heuristic, these N LF +1 data-dependences are scheduled onto N LF +1 disjoint paths. Since at most N LF communication links can fail simultaneously, then at least one of these datadependences will remain valid. Hence o m j will receive correctly its input from o k i . We have thus proved that any operation scheduled onto an active processor will receive correctly all its input data from all its predecessors in Alg, and will therefore be executed correctly.
Conclusion
We have investigated methods to mask hardware failures in heterogeneous distributed systems with point-to-point communication links. We have proposed a new method that tolerates at most N PF arbitrary processors and at most N LF arbitrary communication links failures. It is a software solution, based on active redundancy to mask the hardware failures. It proceed in two steps: first a graph transformation, and then an off-line distribution-scheduling heuristic. The graph transformation adds software redundancy to the original algorithm graph Alg: we obtain a new algorithm graph Alg * with redundancy, along with exclusion relations. Then, the distribution-scheduling heuristic is applied to map Alg * onto a given architecture graph Arc. As a result, it generates a static schedule of Alg * onto Arc, which is tolerant to the required processors and communication links failures.
